freeemint has quit [Remote host closed the connection]
freeemint has joined ##openfpga
<bubble_buster>
anyone used verilator with systemc? particularly gem5? I'm looking for a somewhat sophisticated DRAM latency model for simulation
rohitksingh has quit [Ping timeout: 240 seconds]
rohitksingh has joined ##openfpga
freeemint has quit [Ping timeout: 245 seconds]
cr1901_modern has quit [Ping timeout: 268 seconds]
Bike has quit [Quit: Lost terminal]
mumptai_ has joined ##openfpga
mumptai has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Ping timeout: 245 seconds]
Jybz has joined ##openfpga
Jybz has quit [Quit: Konversation terminated!]
emeb_mac has quit [Ping timeout: 268 seconds]
OmniMancer has joined ##openfpga
pie_ has quit [Ping timeout: 240 seconds]
mumptai_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
cr1901_modern has joined ##openfpga
freemint has joined ##openfpga
pie_ has quit [Ping timeout: 265 seconds]
freemint has quit [Ping timeout: 240 seconds]
freemint has joined ##openfpga
freemint has quit [Remote host closed the connection]
freemint has joined ##openfpga
carl0s has joined ##openfpga
emeb has joined ##openfpga
pie_ has joined ##openfpga
freemint has quit [Ping timeout: 240 seconds]
ym has quit [Read error: Connection reset by peer]
<Finde>
bubble_buster: I think the gem5 systemc model doesn't use verilator
<Finde>
as far as I understand though you can use something like ramulator or dramsim2 to plug into gem5
<bubble_buster>
Verilator supports SystemC though, right? So in theory it should be able to load/interact with gem5 just as any other SystemC model I think
<bubble_buster>
In other words, I think gem5 systemc model doesn't use any simulator in particular, it just uses whatever one it is loaded into
<bubble_buster>
But I hadn't heard of ramulator or dramsim2, I will look at those thanks
<Finde>
you know I didn't understand that part properly bubble_buster but what you're saying makes sense
<Finde>
in which case you might be able to make use of something similar to this
<Finde>
and you can go so far as connecting other verilator models in other languages too
freemint has joined ##openfpga
Asu has joined ##openfpga
freemint has quit [Remote host closed the connection]
freemint has joined ##openfpga
rohitksingh has joined ##openfpga
freemint has quit [Remote host closed the connection]
freemint has joined ##openfpga
freemint has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Ping timeout: 265 seconds]
rohitksingh has joined ##openfpga
genii has joined ##openfpga
gnufan_home has joined ##openfpga
OmniMancer has quit [Quit: Leaving.]
gnufan_home has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Ping timeout: 265 seconds]
freemint has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 268 seconds]
integfred has joined ##openfpga
integfred has left ##openfpga [##openfpga]
Jybz has joined ##openfpga
freemint has quit [Ping timeout: 240 seconds]
carl0s has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 245 seconds]
freemint has joined ##openfpga
ym has joined ##openfpga
freemint has quit [Ping timeout: 245 seconds]
rohitksingh has joined ##openfpga
freemint has joined ##openfpga
freemint has quit [Remote host closed the connection]
freemint has joined ##openfpga
Jybz has quit [Quit: Konversation terminated!]
freemint has quit [Ping timeout: 265 seconds]
freemint has joined ##openfpga
Asu` has joined ##openfpga
Asu has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Ping timeout: 240 seconds]
freemint has quit [Ping timeout: 240 seconds]
genii has quit [Ping timeout: 265 seconds]
rohitksingh has joined ##openfpga
freemint has joined ##openfpga
<cr1901_modern>
tnt: I'll take another look when I have time, but... those EEM register definitions you refer to weren't enough for me to figure out how to do what I want
<tnt>
The firmware should also have some example on how to use them. But of course if that's not a feature offered by the fw, there might be no examples ...
<cr1901_modern>
CCS supports what I want to do via a GUI
<cr1901_modern>
so the firmware will support it
<cr1901_modern>
just I'm not sure the sequence of writes I have to do...
freemint has quit [Ping timeout: 240 seconds]
<tnt>
cr1901_modern: and you didn't find the matching function in the FET API ?
<cr1901_modern>
no, it looks like you're expected to do the required sequence of writes yourself
<cr1901_modern>
(Basically, "tell the EEM to reserve one of the 2-8 memory triggers for an opcode bit pattern seen on the data bus"
<cr1901_modern>
and then tell which bit pattern (0x4343) to break on
<cr1901_modern>
if I had a register map and details, I could easily figure out how to do this
<cr1901_modern>
Of course, adding this to mspdebug would need to be done for all drivers, not just tilib
<cr1901_modern>
And the "easy" way would be to just manually do the relevant writes
<tnt>
Well to my dismay mspdebug doesn't even support new devices with anything other than tilib already :/
<whitequark>
tnt: btw did you ever look more in depth at glasgow msp support?
<whitequark>
i might have a bit of time to look at this if not
<tnt>
whitequark: no :/ AFAIR I just couldn't get the MSP430v2 arch to work.
freemint has joined ##openfpga
<tnt>
I followed both the document and what the tilib did but I wasn't getting reliable read/write working on the FR2433 device.
<whitequark>
huh
<whitequark>
annoying
<tnt>
Then I had to actually make the thing work in time, so I used a FET for that project and planned to come back to it the next time I had a MSP430 project to work on.