<Sarayan>
just for my curiosity, why do you need that wrapper?
<Sarayan>
what's the use case?
<FL4SHK>
Sarayan: it allows me to avoid typing the `.word_select()` and use more natural `[]`
vnksnkr has joined #nmigen
<FL4SHK>
I believe it flat out needs to derive from `Signal` due to that
<Sarayan>
ah, makes sense
Stary has quit [Changing host]
Stary has joined #nmigen
vnksnkr has quit [Read error: Connection reset by peer]
vnksnkr has joined #nmigen
<FL4SHK>
Sarayan: oh yeah, another thing I thought of while I was AFK
<FL4SHK>
this thing works with arrays of Record
<FL4SHK>
well, they get implemented such that you could put it on a "port"
<FL4SHK>
I always put module ports into a class
vnksnkr has quit [Quit: vnksnkr]
<FL4SHK>
seems my PackedArray class isn't working
<FL4SHK>
fixed
<FL4SHK>
seems you can't assign to an `Array`
<FL4SHK>
good thing I made this `PackedArray` class
Funca has joined #nmigen
Funca has left #nmigen [#nmigen]
vnksnkr has joined #nmigen
vnksnkr has quit [Remote host closed the connection]
<_whitenotifier-5>
[nmigen] jfng opened issue #605: Nesting Parts with a variable offset throws an AssertionError - https://git.io/JYd5G
<d1b2>
<4o> is there an option to ask nmigen ask yosys to run opt before dumping vlog
<d1b2>
<4o> ?
<d1b2>
<4o> yep, definitely want to opt generated vlog: that fixes simulation with icarus. can i do it with nmigen or the only way to do it is dump il and convert it to vlog with a custom yosys script?
chipmuenk has joined #nmigen
<agg>
it's not directly exposed but it looks like you can add custom yosys commands
<agg>
oh, no, I take it back, it's not there.
<agg>
probably easiest thing for right now is to copy nmigen.verilog._convert_rtlil_text into your own code and add opt to the script it writes
chipmuenk has quit [Quit: chipmuenk]
bvernoux has joined #nmigen
thorns514 has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
thorns514 has joined #nmigen
thorns514 has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
revolve has quit [Read error: Connection reset by peer]
revolve has joined #nmigen
<kbeckmann>
whitequark[m]: i did some slight changes to _convert_rtlil_text to accept black boxes written in verilog and tried it out together with nMigen code. works great for a blinky. however when i try it with a more complex design, it fails and I don't understand why. yosys exits with an error code (-11) and I am not sure how to debug further. running yosys with -v 100 gives some prints but not really any
<kbeckmann>
hints to what may be wrong.
<kbeckmann>
so my question is if you have any hints on how i should go about debugging this. are there some flags i should pass yosys or add to the script that might be helpful?