clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
X-Scale` has joined #yosys
X-Scale has quit [Ping timeout: 258 seconds]
X-Scale` is now known as X-Scale
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #yosys
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #yosys
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #yosys
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #yosys
emeb_mac has joined #yosys
turq has joined #yosys
<turq> does kicad solve different problems from hardware description languages?
<turq> when would you kicad, and when should you use an hdl?
<turq> can you use an hdl to build PCBs as you would kicad?
<turq> substitute kicad for geda if that's your thing
<turq> an hdl generally revolves around gates and not necessarily components
<turq> unless i'm wrong?
<turq> i guess you would use an hdl when you need to create a processor, maybe?
voxadam has quit [Ping timeout: 256 seconds]
citypw_ has joined #yosys
oter has joined #yosys
emeb has quit [Quit: Leaving.]
tlwoerner has quit [Excess Flood]
tlwoerner has joined #yosys
roamingryan has joined #yosys
roamingryan has quit [Remote host closed the connection]
N2TOH_ has joined #yosys
N2TOH has quit [Ping timeout: 240 seconds]
dormito has quit [Ping timeout: 260 seconds]
dormito has joined #yosys
emeb_mac has quit [Quit: Leaving.]
_whitelogger has joined #yosys
rohitksingh has quit [Ping timeout: 240 seconds]
<lukego> HDL to design an IC that could be fabricated as an ASIC or emulated with an FPGA. Kicard to design a circuit board using ICs and capacitors/resistors/etc. That's how it's usually done afaik.
<peepsalot> you can also define individual chips as modules in hdl and connect them according to a schematic, somewhat like they were chips on a pcb. difference is the fpga interconnect fabric does the routing instead of drawing out pcb traces
<peepsalot> some commercial tools have schematic/block diagram interfaces you can design a circuit in, and it will generate hdl from that
<peepsalot> module libraries to simulate 7400 series chips etc
voxadam has joined #yosys
voxadam has quit [Ping timeout: 272 seconds]
twnqx has joined #yosys
voxadam has joined #yosys
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined #yosys
emeb has joined #yosys
Sarayan has quit [Ping timeout: 272 seconds]
gmc has joined #yosys
gmc has quit [Remote host closed the connection]
citypw_ has quit [Ping timeout: 260 seconds]
TFKyle has quit [Quit: :q!]
Cerpin has quit [Remote host closed the connection]
Cerpin has joined #yosys
gmc has joined #yosys
anticw has quit [Remote host closed the connection]
anticw has joined #yosys
anticw has quit [Remote host closed the connection]
anticw has joined #yosys
Sarayan has joined #yosys
rohitksingh has joined #yosys
anticw has quit [Remote host closed the connection]
anticw has joined #yosys
dormito has quit [Ping timeout: 240 seconds]
dormito has joined #yosys
anticw has quit [Remote host closed the connection]
anticw has joined #yosys
anticw has quit [Remote host closed the connection]
anticw has joined #yosys
tpb has quit [Remote host closed the connection]
tpb has joined #yosys
gromero has joined #yosys
gromero has quit [Ping timeout: 260 seconds]