azonenberg_work has quit [Ping timeout: 248 seconds]
hackkitten has quit [Ping timeout: 252 seconds]
_whitelogger has joined ##openfpga
rohitksingh has joined ##openfpga
bibor has quit [*.net *.split]
Ultrasauce has quit [*.net *.split]
grummel has quit [*.net *.split]
Ultrasauce has joined ##openfpga
grummel has joined ##openfpga
bibor has joined ##openfpga
dh73 has quit [Quit: Leaving.]
emeb has quit [Quit: Leaving.]
cyberman_ has joined ##openfpga
cyberman_ has quit [Remote host closed the connection]
Bob_Dole has joined ##openfpga
ZombieChicken has joined ##openfpga
s_frit has quit [Read error: Connection reset by peer]
s_frit has joined ##openfpga
mumptai_ has joined ##openfpga
mumptai has quit [Ping timeout: 245 seconds]
<omnitechnomancer>
daveshah: does ECP5 have any IOB enum settings that have bits split between the IOB tile and the CIB tile?
azonenberg_work has joined ##openfpga
Bike has quit [Quit: leaving]
dh73 has joined ##openfpga
dh73 has quit [Quit: Leaving.]
____ has joined ##openfpga
Bob_Dole has quit [Ping timeout: 245 seconds]
finsternis has quit [Ping timeout: 250 seconds]
rektide has quit [Ping timeout: 252 seconds]
finsternis has joined ##openfpga
rektide has joined ##openfpga
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
AndrevS has joined ##openfpga
<daveshah>
omnitechnomancer: not really, although T is tied off to 0 in the CIB for (non-tristate) outputs
<daveshah>
But you could also tie it off elsewhere, so I'm not really sure if that counts as part of the IO config
<omnitechnomancer>
I need to check some of the other ones but I suspect a bunch of the reset, clock and clock enable stuff in the IO is actually reusing the equivalent bits in the routing block that are also used in the PLBs
<omnitechnomancer>
The TS mux seems to only have the invert bit in the IO conifg tile, I suspect to get 0 and 1 it is tied to 0 in the routing block
<daveshah>
Yes, that would make sense
sgstair has quit [Read error: Connection reset by peer]
sgstair has joined ##openfpga
jcreus has joined ##openfpga
Miyu is now known as hackkitten
hackkitten has quit [Quit: Leaving]
hackkitten has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 250 seconds]
X-Scale` is now known as X-Scale
m4ssi has joined ##openfpga
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
Asu has joined ##openfpga
Asu` has joined ##openfpga
Asu has quit [Ping timeout: 248 seconds]
<omnitechnomancer>
I am having some strangeness with the config I do get, I suspect I might need to have different blocks not just the miscs_mic_io things
OmniMancer has quit [Quit: Leaving.]
jcreus has quit [Quit: Konversation terminated!]
Asu` has quit [Ping timeout: 248 seconds]
<omnitechnomancer>
I think I'll need to do that anyway since I think there is a miscs_mic_io_l where there is no associated IO
<tnt>
I need an app where I can film led blinking, enter the width of my fpga counter, and it tells me the frequency of the clock.
<omnitechnomancer>
That might have large uncertainty?
<sensille>
tnt: at least most metronome apps have a tap button
<omnitechnomancer>
tpw_rules do you have anything I could read on generating plasma effects?
<tnt>
omnitechnomancer: obviously, but I'm not looking for super precise measurements, just ball park to check if it's anywhere near what I expect.
<sensille>
DMM -> Hz
<tnt>
sensille: mmm, just tried, I think blinking is too slow, readings are all over the place.
ZombieChicken has quit [Ping timeout: 245 seconds]
<omnitechnomancer>
Make blinking faster?
<tnt>
Sure, but I usually like to keep it slow enough that I can visually see that (1) it's blinking and (2) if they're locked / drift vs one another.
<tnt>
I can also walk to the scope and plug it in. I would just have loved to get something convenient, always in my pocket that I can use for that.
<sensille>
so, no other way, you have to write that app
<sensille>
(i'd just time 10 blinks by hand)
<daveshah>
There are apps that determine power by measuring the blink rate of the LED on the meter (a thing in the UK at least)
<daveshah>
I don't know if any give a raw Hz value but it's definitely a concept that exists
<omnitechnomancer>
Aren't they counting blinks?
<daveshah>
They count blinks for total energy
<daveshah>
But they must determine blink rate as I'm sure some give power measurements too
<omnitechnomancer>
Ah yes, the blinks are kWh or a scaling factor of them
<tnt>
So after checking ... my ref clk is ~ 368 MHz instead of 122.88 MHz that might explain why I'm having trouble locking the serdes.
<daveshah>
Yeah, PLLs are usually generous but not that generous...
<tnt>
And given the xtal connected to it is 122.88 I'm pretty sure it's just ... signal integrity. I guess my bode to try and get LVPECL crystal into a LVDS input isn't working as I had hoped.
<tnt>
s/crystal/oscillator/
<daveshah>
Yeah, seems like you've hit the 3rd harmonic somehow
<tnt>
(1) the ac coupling capacitors are _tiny_ on this diagram ... who the hell drew this. (2) "External 100-ohm termination should be enabled". But the diagram doesn't show any 100 ohm external termination.
<daveshah>
They're small to indicate 0201 package :p
<tnt>
and the other diagrams in that document are no better ...
mumptai_ has quit [Quit: Verlassend]
mumptai has joined ##openfpga
rohitksingh has quit [Ping timeout: 248 seconds]
<gruetzkopf>
power meter blinks are commonly 3.6 joules
<gruetzkopf>
many meters spit out a horrible descriptor over infrared though,that's much more precise
AndrevS has quit [Quit: umount /dev/irc]
Asu has joined ##openfpga
juri_ has quit [Ping timeout: 265 seconds]
juri_ has joined ##openfpga
pepijndevos[m] has quit [Ping timeout: 245 seconds]
jfng has quit [Ping timeout: 246 seconds]
xobs has quit [Ping timeout: 240 seconds]
eddyb has quit [Ping timeout: 250 seconds]
swedishhat[m] has quit [Ping timeout: 248 seconds]
promach3 has quit [Ping timeout: 250 seconds]
synaption[m] has quit [Ping timeout: 245 seconds]
henriknj has quit [Ping timeout: 252 seconds]
nrossi has quit [Ping timeout: 248 seconds]
scream has quit [Ping timeout: 264 seconds]
omnitechnomancer has quit [Ping timeout: 264 seconds]
<tnt>
of course the utility linked doesn't work but at least it's a lead.
<emeb>
FTDI chips - ubiquitous and terrible.
<tnt>
I just erased the eeprom ... seems to work
<tpw_rules>
OmniMancer: assuming you're omnitechnomancer, no not really? i did several years ago, but the message i got was a set of equations that i just keep reimplementing
azonenberg_work has quit [Ping timeout: 248 seconds]
Jybz has joined ##openfpga
Asu has quit [Ping timeout: 248 seconds]
Asu has joined ##openfpga
Jybz has quit [Quit: Konversation terminated!]
Sellerie92 has joined ##openfpga
unixb0y has quit [Ping timeout: 268 seconds]
Asu has quit [Read error: Connection reset by peer]
Asu has joined ##openfpga
unixb0y has joined ##openfpga
rohitksingh has joined ##openfpga
cr1901_modern has quit [Quit: Leaving.]
rohitksingh has quit [Ping timeout: 248 seconds]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 265 seconds]
AndrevS has quit [Remote host closed the connection]
sgstair has quit [Read error: Connection reset by peer]
rohitksingh has joined ##openfpga
cr1901_modern has joined ##openfpga
azonenberg_work has joined ##openfpga
TD-Linux has quit [*.net *.split]
TD-Linux has joined ##openfpga
<tnt>
Can you feed the recovered RX clock as the reference clock for the TX PLL of a serdes ?
rohitksingh has quit [Ping timeout: 268 seconds]
sgstair has joined ##openfpga
Maylay has quit [Ping timeout: 265 seconds]
Maylay has joined ##openfpga
<tnt>
LIFCL-40-EVN got an estimated ship date now ... End of Feb 2020
Asu has quit [Quit: Konversation terminated!]
<emeb>
hmmm... somethings recently broken in nextpnr building. Used to work fine on my Fedora 30 system but now it fails during cmake, complaining that it can't find boost python3 headers.
Maylay has quit [Ping timeout: 265 seconds]
Maylay has joined ##openfpga
rohitksingh has joined ##openfpga
<emeb>
hmm... adding a link for libboost_python3.so seems to fix that. weird