03:04 <futarisIRCcloud> https://twitter.com/BitlogIT/status/1244738826431578113?s=19

09:50 <Claude> _florent_ and daveshah , a question. i'm planing using a DDR1 component on the colorlight i9 SoM (ECP5 45k) , all IO banks are supplied with 3.3V . I have an external circuitry dealing with the SSTL2 levels. Now my question is if you see a problem with that on litedram & nextpnr. Does litedram picks a SSTL2 IO standard on the IO and would nextpnr complain about it? Actually i want LVCMOS33 on the DDR interface

09:51 <daveshah> I don't think ecp5 even supports sstl2

09:52 <daveshah> The IO standard is set in litex by the platform, not by litedram though

10:19 <Claude> Ok so I could probably adjust that to lvcmos . Thanks

10:21 <Claude> Ah yes I see , in the traget description

14:02 <_florent_> Claude: DDR1 has not been tested on ECP5, but it's supported on Spartan6 (we only tested SDR and )that's also possible you'll have to do some adaptations or create a specific PHY for DDR1 with ECP5, we only tested SDR and DDR3 with ECP5. DDR1 is working on Spartan6, so LiteDRAM already supports it, but are needed, it will be located to the PHY.

14:03 <_florent_> Claude: sorry, i was re-writing my answer...

14:03 <Claude> :) _florent_ thanks

14:04 <_florent_> Claude: so in short :) : DDR1 has not been tested on ECP5, but is supported on Spartan6, that's possible you'll have to do some adaptation to the PHY

14:06 <Claude> Worth a try, have some free time due to a pandemic soon.. good time to get a grip on migen a d LiteX a but deeper

14:06 <Claude> ..and LiteX a bit deeper..

14:14 <_florent_> Claude: the S6HalfRateDDRPHY supports DDR, LPDDR, DDR2 and DDR3, the ECP5DDRPHY is also a HalfRate PHY and supports DDR3, so by looking at the DDR specific parts in S6HalfRateDDRPHY, you should understand what needs to be modified in the ECP5DDRPHY

14:16 <Claude> Cool , thanks for the direction

14:16 <Claude> I try to get into it

14:44 <tnt> Claude: did you document the i9 pinout somewhere ?

14:45 <Claude> tnt: hmm on paper and twitter a bit. but i'm in the process of tidy all up

14:45 <Claude> have also some i9+ incomming, i hope for 85kLE on that :)

14:46 <tnt> I'm wondering if they bothered wiring the DQ/DQS lines to the ecp5 dedicated logic for it or if they just ignored it ? For DDR1, at the rates you'll be running it on an ECP5 you can pretty much ignore DQS for reads.

14:48 <Claude> yeah thats the point i'm looking right now at. I have the edge connector pinning ready , but need to translate it to actual pin# back. used some hackery "uart on every pin" thing to RE it. but was too lazy to actually send out the real pin#

14:49 <tnt> Claude: Hah, I used your hack for the colorlight 75b board rev eng, but I used a rom initialized from the csv to actually send the bga ball number :)

14:50 <Claude> ok :) then i used your improved one back on the 75b with the 384 pin ecp5 for some IO hackery :P

14:53 <tnt> Ah yeah you made the colorlight to pmod / rpi / hdmi boards rights ? I was thinking I need to order one for the pmod output. Just replaced one side io buf with fet switches for it this morning.

14:54 <Claude> Yep :)

14:54 <tnt> Are the files somewhere ?

14:55 <Claude> I can send the gerbers/Altium , as soon as I'm back at my chair . Currently not at my place

14:55 <Claude> Hmm if you want . I have one rpi milled PCB left ..

14:56 <tnt> Don't have any rpi :) If you have the spacing / angle that would be enough. I don't have altium, so I wouldn't be able to modify your files, I'll have to redo them if I want some tweaks.

14:58 <Claude> Ok give me 30-45 mins . I get you the mechanical parameters

15:01 <tnt> Sure, I'm in no hurry tx.

15:19 <_florent_> Claude, tnt: i've also been playing a bit with rev eng bitstreams with Migen/LiteX (i wanted to find some pins that were not yet documented on the Camlink4K and Colorlight), since everything is Python based, you can parse a pinout file (iodb.json from trellis, device package from xilinx for example), create the IOs, add the pin identifier streamers and generate the bitstream very easily :) ex:

15:19 <_florent_> https://github.com/enjoy-digital/camlink_4k/blob/master/ios_streams.py

15:19 <tpb> Title: camlink_4k/ios_streams.py at master · enjoy-digital/camlink_4k · GitHub (at github.com)

15:20 <Claude> Oh nice , I try to remember that on the i9+

15:21 <Claude> Chances that it is Xilinx based are high too..

15:44 <Claude> tnt: https://usercontent.irccloud-cdn.com/file/S5EaEZkE/image.png

15:44 <Claude> rotation is 334deg

15:44 <Claude> of the connectors

15:47 <Claude> https://usercontent.irccloud-cdn.com/file/jPUQNN31/CL2HDMI_autocad_step.zip

15:47 <Claude> step 3d and autocad dwg

15:49 <Claude> https://usercontent.irccloud-cdn.com/file/kfyuu1B8/Project%20Outputs%20for%20CL.zip

15:50 <Claude> gerbers,drill and a pdf of the schematic

15:58 <tnt> Claude: tx !

15:59 <Claude> It's not a perfect fit , but it fits :)

16:06 <tnt> I could always makes the pin holes a bit bigger and solder when it's plugged in :)

16:56 <somlo> @florent, @kgugala: litex-on-vexriscv soc driver updated to work on 64bit cpus and 32-bit csr-data-width: https://github.com/gsomlo/linux/tree/litex-devel-2020-03-31-01 -- any comments welcome (github issue here: https://github.com/litex-hub/linux-on-litex-vexriscv/issues/122)

16:57 <tpb> Title: GitHub - gsomlo/linux at litex-devel-2020-03-31-01 (at github.com)

23:24 <gregdavill> pdp7: I've just built linux-on-litex with the new orangecrab changes _florent_ pushed.

23:26 <gregdavill> I couldn't get the USB interface to come up. So I've been looking into that. After some tweaks I've managed to get the USB interface up and it does seem to work in uploading the rootfs via serialboot

23:27 <gregdavill> So the issue you saw where it would hang, is likely just because the usb-core itself is quite fragile with regards to placement seed.