_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #litex
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #litex
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #litex
rohitksingh has quit [Remote host closed the connection]
rohitksingh has joined #litex
oter has joined #litex
oter has quit [Remote host closed the connection]
oter has joined #litex
oter has left #litex ["Textual IRC Client: www.textualapp.com"]
oter has joined #litex
<oter> I have a couple of litedram novice questions. 1/ does anyone have an example, or reference to litedram’s native use (not wb or axi)? 2/ on versa_ecp5, is there a way to skip or disable training so as to not require the vexrisc cpu at all (in exchange for some performance loss maybe)? Thanks!
oter_ has joined #litex
<sajattack[m]> does only the sifive toolchain support ilp32? mine from arch linux packages doesn't
<tpb> Title: PKGBUILD - aur.git - AUR Package Repositories (at aur.archlinux.org)
oter_ has left #litex ["Textual IRC Client: www.textualapp.com"]
oter_ has joined #litex
oter_ has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
oter has left #litex ["Textual IRC Client: www.textualapp.com"]
oter has joined #litex
_whitelogger has joined #litex
<sajattack[m]> idk why I'm suddenly having the ilp32 problem. looking at github, that's been in for 10 months, guess I should just use the sifive toolchain
<sajattack[m]> but I'm surprised it worked previously
rohitksingh has quit [Ping timeout: 240 seconds]
<Claude> daveshah: compile on pi4 went trough. https://twitter.com/Claude1079/status/1234029585081274368
<daveshah> Nice!
<Claude> thinking about offering a diy kit..
<Claude> but funny, even on a lowly pi4 the whole process (compile&download) is way faster than for a similar design using quartus on an i7@5GHz :P
<sajattack[m]> I installed the sifive toolchain and it's still complaining wtf
<sajattack[m]> `riscv-sifive-elf-ld: unrecognised emulation mode: abi=ilp32`
<sorear> ld doesn't take -mabi options
<sorear> ld options are completely different from gcc options and if you're doing ld $(CFLAGS) you are not going to have a good time
oter_ has joined #litex
_franck_ has joined #litex
<pdp7> anyone know of what instructions I could follow to try using yosys+vpr on the Arty Atrix7-35T instead of Vivado?
<pdp7> I'm hoping I could do Linux-on-LiteX-Vexriscv without Vivado
<keesj> well
<keesj> it works for the epc board and such and I think people are working on xilinx but I don't know the exact status
<keesj> the joy is that .. aside from installing the xilinx tools the rest works pretty much the same hence...
_franck_ has quit [Ping timeout: 260 seconds]
oter_ has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
oter_ has joined #litex
<sajattack[m]> the build system is kind of convoluted idk why it's LD'ing CFLAGS
<sajattack[m]> ok maybe I traced it
<tpb> Title: litex/common.mak at e2aebb427ece793537e64f28cc3193704e7be782 · enjoy-digital/litex · GitHub (at github.com)
<sajattack[m]> if I remove it I get another error, `plugin needed to handle lto object`
franck_jullien has joined #litex
franck_jullien is now known as _franck_
rohitksingh has joined #litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex