01:09
<
awygle >
hm. cxxsim/cxxrtl can only handle synthesizable verilog. verilator can handle this simulation model but not nmigen code. i guess i need to either output the nmigen as verilog and include the output in a verilator sim or try to simultaneously run cxxrtl
_and_ verilator C++, which seems.... like a bad idea lol
02:29
jaseg has quit [Ping timeout: 244 seconds]
02:31
jaseg has joined #nmigen
03:12
PyroPeter_ has joined #nmigen
03:14
Degi has quit [Ping timeout: 240 seconds]
03:15
PyroPeter has quit [Ping timeout: 240 seconds]
03:15
PyroPeter_ is now known as PyroPeter
03:16
Degi has joined #nmigen
03:17
electronic_eel has quit [Ping timeout: 240 seconds]
03:18
electronic_eel has joined #nmigen
05:26
TiltMeSenpai has quit [Quit: TiltMeSenpai]
05:39
jjeanthom has joined #nmigen
06:11
jjeanthom has quit [Ping timeout: 256 seconds]
06:12
chipmuenk has joined #nmigen
06:18
jjeanthom has joined #nmigen
06:22
emeb_mac has quit [Quit: Leaving.]
06:33
smkz has quit [Quit: @]
06:34
smkz has joined #nmigen
08:26
awe001 has joined #nmigen
08:36
lkcl__ has quit [Ping timeout: 260 seconds]
08:49
lkcl__ has joined #nmigen
10:23
jimr has joined #nmigen
12:24
jjeanthom has quit [Ping timeout: 258 seconds]
13:36
whitequa1k is now known as whitequark
14:41
emeb has joined #nmigen
15:06
chipmuenk has quit [Quit: chipmuenk]
16:01
jjeanthom has joined #nmigen
16:10
awe002 has joined #nmigen
16:13
awe001 has quit [Ping timeout: 256 seconds]
16:30
jjeanthom has quit [Ping timeout: 258 seconds]
16:32
jjeanthom has joined #nmigen
16:38
jjeanthom has quit [Ping timeout: 272 seconds]
16:42
awe003 has joined #nmigen
16:43
awe003 has quit [Client Quit]
16:46
awe002 has quit [Ping timeout: 260 seconds]
17:30
Asu has joined #nmigen
18:02
<
mithro >
whitequark: Still a few more things to clean up around using yowasp and similar stuff
19:25
<
whitequark >
mithro: thanks! that'll come in very handy with nmigen docs
19:29
<
d1b2 >
<Banana Phone> I finally got my ripple carry adder working
19:29
<
d1b2 >
<Banana Phone> Once I learn nmigen I'd be happy to contribute to the documentation if that'd be helpful
20:18
<
mithro >
@whitequark Please do report bugs, the antmicro team will work on fixing them but it might take a bit
20:36
emeb_mac has joined #nmigen
20:36
<
tannewt >
looks neat mithro!
21:37
Asu has quit [Quit: Konversation terminated!]
22:06
jjeanthom has joined #nmigen
22:23
<
_whitenotifier-f >
[nmigen] jfng synchronize pull request #499: hdl.mem: document ReadPort and WritePort. -
https://git.io/JU4Ve
22:23
<
_whitenotifier-f >
[nmigen] jfng commented on pull request #499: hdl.mem: document ReadPort and WritePort. -
https://git.io/JURmv
22:37
jjeanthom has quit [Ping timeout: 272 seconds]